- 您现在的位置：买卖IC网 > Sheet目录17389 > ADP2323-EVALZ (Analog Devices Inc)BOARD EVAL ADP2323
V OUT = 0 . 6 × ? ? 1 + TOP
?
R BOT
?
?
Data Sheet
APPLICATIONS INFORMATION
ADIsimPower DESIGN TOOL
The ADP2323 is supported by the ADIsimPower design tool
set. ADIsimPower is a collection of tools that produce complete
power designs optimized for a specific design goal. The tools
enable the user to generate a full schematic and bill of materials,
and calculate performance in minutes. ADIsimPower can
optimize designs for cost, area, efficiency, and parts count
while taking into consideration the operating conditions
and limitations of the IC and all real external components. For
more information about ADIsimPower design tools, refer to
www.analog.com/ADIsimPower . The tool set is available from
this website, and users can request an unpopulated board
through the tool.
INPUT CAPACITOR SELECTION
The input decoupling capacitor attenuates high frequency noise
on the input and acts as an energy reservoir. This capacitor
should be a ceramic capacitor in the range of 10 μF to 47 μF and
must be placed close to the PVINx pin. The loop composed of
this input capacitor, high-side NFET, and low-side NFET must
be kept as small as possible. The voltage rating of the input
capacitor must be greater than the maximum input voltage. The
rms current rating of the input capacitor should be larger than
the following equation:
I C IN _ rms = I OUT × D × ( 1 ? D )
OUTPUT VOLTAGE SETTING
The output voltage of the ADP2323 can be set by an external
resistive divider using the following equation:
? R ?
?
To limit output voltage accuracy degradation due to FBx pin
bias current (0.1 μA maximum) to less than 0.5% (maximum),
ensure that R BOT is less than 30 k?.
output voltage options.
Table 8. Resistive Divider for Various Output Voltages
ADP2323
VOLTAGE CONVERSION LIMITATIONS
The minimum output voltage for a given input voltage and
switching frequency is constrained by the minimum on time.
The minimum on time of the ADP2323 is typically 130 ns. The
minimum output voltage in CCM mode at a given input voltage
and frequency can be calculated by using the following equation:
V OUT_MIN = V IN × t MIN_ON × f SW ? ( R DSON1 ? R DSON2 ) × I OUT_MIN ×
t MIN_ON × f SW ? ( R DSON2 + R L ) × I OUT_MIN
where:
V OUT_MIN is the minimum output voltage.
t MIN_ON is the minimum on time.
I OUT_MIN is the minimum output current.
f SW is the switching frequency.
R DSON1 is the high-side MOSFET on resistance.
R DSON2 is the low-side MOSFET on resistance.
R L is the series resistance of output inductor.
The maximum output voltage for a given input voltage and
switching frequency is constrained by the minimum off time
and the maximum duty cycle. The minimum off time is typically
The maximum output voltage that is limited by the minimum off
time at a given input voltage and frequency can be calculated
using the following equation:
V OUT_MAX = V IN × (1 – t MIN_OFF × f SW ) – ( R DSON1 – R DSON2 ) ×
I OUT_MAX × (1 – t MIN_OFF × f SW ) – ( R DSON2 + R L ) × I OUT_MAX
where:
V OUT_MAX is the maximum output voltage.
t MIN_OFF is the minimum off time.
I OUT_MAX is the maximum output current.
The maximum output voltage limited by the maximum duty
cycle at a given input voltage can be calculated by using the
following equation:
V OUT_MAX = D MAX × V IN
where D MAX is the maximum duty.
As the previous equations show, reducing the switching frequency
alleviates the minimum on time and minimum off time
V OUT (V)
1.0
1.2
1.5
1.8
2.5
3.3
5.0
R TOP , ±1% (k?)
10
10
15
20
47.5
10
22
R BOT , ±1% (k?)
15
10
10
10
15
2.21
3
limitation.
CURRENT-LIMIT SETTING
The ADP2323 has three selectable current-limit thresholds.
Make sure that the selected current-limit value is larger than the
peak current of the inductor, I PEAK .
Rev. A | Page 19 of 32
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
R1D12-1215-R
CONV DC/DC 1W 12VIN +/-15VOUT
A9AAT-0308F
FLEX CABLE - AFE03T/AF03/AFE03T
EBM11DSES
CONN EDGECARD 22POS .156 EYELET
GBC07DREH-S93
CONN EDGECARD 14POS .100 EYELET
ESM06DRXN
CONN EDGECARD 12POS DIP .156 SLD
SJ4575 1"X50YD
RECLOS FASTEN DL LOC 1"X50YD BLK
A9CCA-0504E
FLEX CABLE - AFK05A/AE05/AFK05A
A9AAT-1003E
FLEX CABLE - AFH10T/AE10/AFH10T
相关代理商/技术参数
ADP2325
制造商:AD 制造商全称:Analog Devices 功能描述:Dual 5 A, 20 V Synchronous Step-Down
ADP2325ACPZ
制造商:Analog Devices 功能描述:BUCK DUAL 5A ADJ 32LFCSP 制造商:Analog Devices 功能描述:BUCK, DUAL, 5A, ADJ, 32LFCSP
ADP2325ACPZ-R7
功能描述:IC REG CTRLR BUCK PWM CM 32LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 特色产品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 标准包装:1 系列:PowerWise® PWM 型:电压模式 输出数:1 频率 - 最大:1MHz 占空比:81% 电源电压:4.5 V ~ 18 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-5°C ~ 125°C 封装/外壳:32-WFQFN 裸露焊盘 包装:Digi-Reel® 产品目录页面:1303 (CN2011-ZH PDF) 其它名称:LM3754SQDKR
ADP2325-BL1-EVZ
制造商:AD 制造商全称:Analog Devices 功能描述:Dual 5 A, 20 V Synchronous Step-Down
ADP2325-BL2-EVZ
制造商:AD 制造商全称:Analog Devices 功能描述:Dual 5 A, 20 V Synchronous Step-Down
ADP2325-EVALZ
制造商:Analog Devices 功能描述:EVAL DUAL 5A 20VHS MOSFETADP2325 制造商:Analog Devices 功能描述:ADP2325, STEP DOWN REG, EVAL BOARD 制造商:Analog Devices 功能描述:ADP2325, STEP DOWN REG, EVAL BOARD; Silicon Manufacturer:Analog Devices; Kit Application Type:Power Management; Application Sub Type:Step Down DC / DC Converter; Features:Evaluate the Performance of Regulators, Automatic PFM / PWM ;RoHS Compliant: Yes
ADP2360ACPZ-3.3-R7
功能描述:IC REG BCK 3.3V SYNC 8LFCSP 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:在售 功能:降压 输出配置:正 拓扑:降压 输出类型:固定 输出数:1 电压 - 输入（最小值）:4.5V 电压 - 输入（最大值）:60V 电压 - 输出（最小值/固定）:3.3V 电压 - 输出（最大值）:- 电流 - 输出:50mA 频率 - 开关:- 同步整流器:是 工作温度:-40°C ~ 125°C （TJ） 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘，CSP 供应商器件封装:8-LFCSP（3x3） 标准包装:1
ADP2360ACPZ-5.0-R7
功能描述:Buck Switching Regulator IC Positive Fixed 5V 1 Output 50mA 8-WDFN Exposed Pad 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 功能:降压 输出配置:正 拓扑:降压 输出类型:固定 输出数:1 电压 - 输入（最小值）:4.5V 电压 - 输入（最大值）:60V 电压 - 输出（最小值/固定）:5V 电压 - 输出（最大值）:- 电流 - 输出:50mA 频率 - 开关:- 同步整流器:是 工作温度:-40°C ~ 125°C （TJ） 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商器件封装:8-LFCSP（3x3） 标准包装:1,500